HP VXI E1432A Manual de usuario Pagina 89

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 220
  • Tabla de contenidos
  • SOLUCIÓN DE PROBLEMAS
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 88
In the example above, Mainframe A contains the Slot 0 Controller for a
multiple mainframe system. Mainframe A is connected to Mainframe B with
a VXI-MXI interface, HP E1482B. To successfully manage this multiple
mainframe environment, use the following guidelines.
q Locate modules with logical addresses less than 128 in Mainframe A.
q Locate modules with logical addresses greater than 127 in Mainframe B.
q Locate the highest-numbered channels in Mainframe A.
q Locate the last module in the module list specified in the call to
e1432_assign_channels() in Mainframe A.
q Locate the module that generates the group synchronization pulse in
Mainframe A.
q Locate the channels performing channel triggering in Mainframe A.
q Locate the module with the shared sample clock in Mainframe A.
q If you do not use a groupID with the call e1432_read_data(), empty the HP
E1432AsFIFOs in Mainframe B before Mainframe A. In other words, do not
empty the FIFOs in Mainframe A unless you have emptied the FIFOs in
Mainframe B. For more information about groupID see Grouping of
Channels/Modules.
q If more than two mainframes are needed, daisy-chain them together. Treat each
mainframe after the first as a Mainframe B. See the example on the next page.
Phase Performance in Multiple Mainframe Measurements
Phase specifications are degraded by the delay that the inter-mainframe
interface gives the sample clock. This delay is insignificant for many
low-frequency applications because the phase error is proportional to
frequency. A system with two VXI-MXI modules and a 1 meter cable,
typically has a 76 nanosecond (ns) sample clock delay in Mainframe B.
This corresponds to an additional 0.007 degree phase error at 256 Hz and
an additional 0.55 degree phase error at 20 kHz.
A 4 meter cable adds approximately 18 ns of delay for a total of 94 ns
clock delay in Mainframe B. This corresponds to an additional 0.0087
degree phase error at 256 Hz and an additional 0.68 degree phase error at
20 kHz.
The cable adds approximately 6 ns per meter of cable.
Each daisy-chained mainframe adds another increment of delay, but only for
the additional cabling length.
HP E1432A User's Guide
The C-Language Host Interface Library
4-15
Vista de pagina 88
1 2 ... 84 85 86 87 88 89 90 91 92 93 94 ... 219 220

Comentarios a estos manuales

Sin comentarios

Philips 017266693 manuals

Owner’s manuals and user’s guides for Outdoor lighting Philips 017266693.
We providing 1 pdf manuals Philips 017266693 for download free by document types: Datasheet






More products and manuals for Outdoor lighting Philips

Models Document Type
14653046 Datasheet   Philips 01465/30/46, 2 pages
170864746 Datasheet   Philips Wall light 17086/47/46, 2 pages
170144786 Datasheet   Philips Wall light 17014/47/86, 2 pages
320103146 Datasheet   Philips Wall light 32010/31/46, 2 pages
168068776 Datasheet   Philips Wall light 16806/87/76, 2 pages
171308746 Datasheet   Philips Wall light 17130/87/46, 2 pages
168094776 Datasheet   Philips Wall light 16809/47/76, 2 pages
171734746 Datasheet   Philips Wall light 17173/47/46, 2 pages
017266631 Datasheet   Philips 017266631, 2 pages
171733046 Datasheet   Philips Wall light 17173/30/46, 2 pages
171059346 Datasheet   Philips Wall light 17105/93/46, 2 pages
171309346 Datasheet   Philips Wall light 17130/93/46, 2 pages
170149386 Datasheet   Philips Wall light 17014/93/86, 2 pages
170143186 Datasheet   Philips Wall light 17014/31/86, 2 pages
17264693 Datasheet   Philips 01726/46/93, 2 pages
171504716 Datasheet   Philips myGarden Wall light 17150/47/16, 2 pages
171058746 Datasheet   Philips Wall light 17105/87/46, 2 pages
016520616 Datasheet   Philips myGarden Wall light 01652/06/16, 2 pages
320109346 Datasheet   Philips Wall light 32010/93/46, 2 pages
163209316 Datasheet   Philips Ledino Wall light 16320/93/16, 2 pages